CMOS Circuit Design, Layout, and Simulation
By: Baker, R. Jacob | Li, Harry W | Boyce, David E.
Material type: BookPublisher: New Delhi Prentice-Hall of India 2000Description: p.902.ISBN: 9788120316829.Subject(s): CMOS Passive Elements | Metal LayersDDC classification: 621.39732 B167CItem type | Current location | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
SC/ST Books | CENTRAL LIBRARY | 621.39732 B167C (Browse shelf) | Available | SW3961 | |
SC/ST Books | CENTRAL LIBRARY | 621.39732 B167C (Browse shelf) | Available | SW3472 | |
SC/ST Books | CENTRAL LIBRARY | 621.39732 B167C (Browse shelf) | Available | SW3435 | |
SC/ST Books | CENTRAL LIBRARY | 621.39732 B167C (Browse shelf) | Available | SW3271 |
Browsing CENTRAL LIBRARY Shelves Close shelf browser
No cover image available | No cover image available | |||||||
621.396 E384 ELECTRIC RESISTENCE HEATING | 621.396 P279 Industrial Electric Furnaces and Appliances | 621.3973 T1644 Magnetic Memory | 621.39732 B167C CMOS Circuit Design, Layout, and Simulation | 621.39732 B167C CMOS Circuit Design, Layout, and Simulation | 621.39732 B167C CMOS Circuit Design, Layout, and Simulation | 621.39732 B167C CMOS Circuit Design, Layout, and Simulation |
There are no comments for this item.