LEAKAGE IN NANOMETER CMOS TECHNOLOGIES
By: NARENDRA, S.G.
Material type:
BookPublisher: NEW YORK Springer 2006Description: x+307p.,24X16Cms.ISBN: 0387257373.DDC classification: 621.38173 N225
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Books
|
CENTRAL LIBRARY | 621.38173 N225 (Browse shelf) | Available | 081008 | |
|
Books
|
CENTRAL LIBRARY | 621.38173 N225 (Browse shelf) | Available | 076630 |
Browsing CENTRAL LIBRARY Shelves Close shelf browser
| No cover image available |
|
|
|
|
|
|
||
| 621.38173 M659 FORMAL ASPECTS OF VLSI DESIGN | 621.38173 M864 LINEAR IC HANDBOOK | 621.38173 M981 ANALOGUE NEURAL VLSI:A PLUSE STREAM APPROACH | 621.38173 N225 LEAKAGE IN NANOMETER CMOS TECHNOLOGIES | 621.38173 N225 LEAKAGE IN NANOMETER CMOS TECHNOLOGIES | 621.38173 P435 DIGITAL INTEGRATED CIRCUITS:DESIGN-FOR-TEST-USING SIMULINK AND STSTEFLOW | 621.38173 P435 DIGITAL INTEGRATED CIRCUITS: DESIGN-FOR-TEST USING SIMULINK AND STATEFLOW |
There are no comments for this item.