Design and Architectures for Signal and Image Processing (Record no. 88333)

000 -LEADER
fixed length control field 03625nam a22005295i 4500
001 - CONTROL NUMBER
control field 978-3-031-62874-0
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20240730172453.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 240621s2024 sz | s |||| 0|eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9783031628740
-- 978-3-031-62874-0
082 04 - CLASSIFICATION NUMBER
Call Number 621.382
245 10 - TITLE STATEMENT
Title Design and Architectures for Signal and Image Processing
Sub Title 17th International Workshop, DASIP 2024, Munich, Germany, January 17-19, 2024, Proceedings /
250 ## - EDITION STATEMENT
Edition statement 1st ed. 2024.
300 ## - PHYSICAL DESCRIPTION
Number of Pages XVI, 123 p. 48 illus., 39 illus. in color.
490 1# - SERIES STATEMENT
Series statement Lecture Notes in Computer Science,
505 0# - FORMATTED CONTENTS NOTE
Remark 2 -- Specialized Hardware Architectures for Signal and Image Processing. -- A Highly Configurable Platform for Advanced PPG Analysis. -- sEMG-based Gesture Recognition with Spiking Neural Networks on Low-power FPGA. -- Scalable FPGA Implementation of Dynamic Programming for Optimal Control of Hybrid Electrical Vehicles. -- Optimization Approaches for Efficient Deployment of Signal and Image Processing Applications. -- Wordlength Optimization for Custom Floating-point Systems. -- An Initial Framework for Prototyping Radio-Interferometric Imaging Pipelines. -- Scratchy: A Class of Adaptable Architectures with Software-Managed Communication For Edge Streaming Applications. -- Digital Signal Processing Design for Reconfigurable Systems. -- Standalone Nested Loop Acceleration on CGRAs for Signal Processing Applications. -- Improving the Energy Efficiency of CNN Inference on FPGA using Partial Reconfiguration. -- Optimising Graph Representation for Hardware Implementation of Graph Convolutional Networks for Event-based Vision.
520 ## - SUMMARY, ETC.
Summary, etc This book constitutes the refereed proceedings of the 17th International Workshop on Design and Architecture for Signal and Image Processing, DASIP 2024, held in Munich, Germany, during January 17-19, 2024. The 9 full papers presented in this book were carefully reviewed and selected from 21 submissions. The workshop provided an inspiring international forum for the latest innovations and developments in the fields of leading signal, image, and video processing and machine learning in custom embedded, edge, and cloud computing architectures and systems.
700 1# - AUTHOR 2
Author 2 Dias, Tiago.
700 1# - AUTHOR 2
Author 2 Busia, Paola.
856 40 - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier https://doi.org/10.1007/978-3-031-62874-0
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type eBooks
264 #1 -
-- Cham :
-- Springer Nature Switzerland :
-- Imprint: Springer,
-- 2024.
336 ## -
-- text
-- txt
-- rdacontent
337 ## -
-- computer
-- c
-- rdamedia
338 ## -
-- online resource
-- cr
-- rdacarrier
347 ## -
-- text file
-- PDF
-- rda
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Signal processing.
650 14 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Signal, Speech and Image Processing.
830 #0 - SERIES ADDED ENTRY--UNIFORM TITLE
-- 1611-3349 ;
912 ## -
-- ZDB-2-SCS
912 ## -
-- ZDB-2-SXCS
912 ## -
-- ZDB-2-LNC

No items available.