Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System (Record no. 75683)
[ view plain ]
000 -LEADER | |
---|---|
fixed length control field | 03341nam a22005775i 4500 |
001 - CONTROL NUMBER | |
control field | 978-981-10-3120-5 |
005 - DATE AND TIME OF LATEST TRANSACTION | |
control field | 20220801213847.0 |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
fixed length control field | 161115s2017 si | s |||| 0|eng d |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
ISBN | 9789811031205 |
-- | 978-981-10-3120-5 |
082 04 - CLASSIFICATION NUMBER | |
Call Number | 006.3 |
100 1# - AUTHOR NAME | |
Author | Ahmed, Jameel. |
245 10 - TITLE STATEMENT | |
Title | Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System |
250 ## - EDITION STATEMENT | |
Edition statement | 1st ed. 2017. |
300 ## - PHYSICAL DESCRIPTION | |
Number of Pages | IX, 62 p. 40 illus., 22 illus. in color. |
490 1# - SERIES STATEMENT | |
Series statement | SpringerBriefs in Computational Intelligence, |
505 0# - FORMATTED CONTENTS NOTE | |
Remark 2 | Multiprocessors and Cache Memory -- Energy Delay Product and Throughput -- Challenges and Issues in Modern Computer Architectures -- Real-Time Power And Performance Aware System -- Fuzzy Logic Theory. . |
520 ## - SUMMARY, ETC. | |
Summary, etc | This book focuses on identifying the performance challenges involved in computer architectures, optimal configuration settings and analysing their impact on the performance of multi-core architectures. Proposing a power and throughput-aware fuzzy-logic-based reconfiguration for Multi-Processor Systems on Chip (MPSoCs) in both simulation and real-time environments, it is divided into two major parts. The first part deals with the simulation-based power and throughput-aware fuzzy logic reconfiguration for multi-core architectures, presenting the results of a detailed analysis on the factors impacting the power consumption and performance of MPSoCs. In turn, the second part highlights the real-time implementation of fuzzy-logic-based power-efficient reconfigurable multi-core architectures for Intel and Leone3 processors. . |
700 1# - AUTHOR 2 | |
Author 2 | Siyal, Mohammed Yakoob. |
700 1# - AUTHOR 2 | |
Author 2 | Najam, Shaheryar. |
700 1# - AUTHOR 2 | |
Author 2 | Najam, Zohaib. |
856 40 - ELECTRONIC LOCATION AND ACCESS | |
Uniform Resource Identifier | https://doi.org/10.1007/978-981-10-3120-5 |
942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
Koha item type | eBooks |
264 #1 - | |
-- | Singapore : |
-- | Springer Nature Singapore : |
-- | Imprint: Springer, |
-- | 2017. |
336 ## - | |
-- | text |
-- | txt |
-- | rdacontent |
337 ## - | |
-- | computer |
-- | c |
-- | rdamedia |
338 ## - | |
-- | online resource |
-- | cr |
-- | rdacarrier |
347 ## - | |
-- | text file |
-- | |
-- | rda |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computational intelligence. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Microprocessors. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer architecture. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Electronic circuits. |
650 14 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computational Intelligence. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Processor Architectures. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Electronic Circuits and Systems. |
830 #0 - SERIES ADDED ENTRY--UNIFORM TITLE | |
-- | 2625-3712 |
912 ## - | |
-- | ZDB-2-ENG |
912 ## - | |
-- | ZDB-2-SXE |
No items available.