Complete Symbolic Simulation of SystemC Models (Record no. 52204)
[ view plain ]
000 -LEADER | |
---|---|
fixed length control field | 03338nam a22005175i 4500 |
001 - CONTROL NUMBER | |
control field | 978-3-658-12680-3 |
005 - DATE AND TIME OF LATEST TRANSACTION | |
control field | 20200420220226.0 |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
fixed length control field | 160316s2016 gw | s |||| 0|eng d |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
ISBN | 9783658126803 |
-- | 978-3-658-12680-3 |
082 04 - CLASSIFICATION NUMBER | |
Call Number | 004 |
100 1# - AUTHOR NAME | |
Author | Herdt, Vladimir. |
245 10 - TITLE STATEMENT | |
Title | Complete Symbolic Simulation of SystemC Models |
Sub Title | Efficient Formal Verification of Finite Non-Terminating Programs / |
250 ## - EDITION STATEMENT | |
Edition statement | 1st ed. 2016. |
300 ## - PHYSICAL DESCRIPTION | |
Number of Pages | XIX, 162 p. 26 illus. |
490 1# - SERIES STATEMENT | |
Series statement | BestMasters |
505 0# - FORMATTED CONTENTS NOTE | |
Remark 2 | Verification of Systems -- Introduction to Formal Verification of SystemC Models -- Symbolic Model Checking with Partial Order Reduction -- Efficient Symbolic State Matching using State Subsumption -- Heuristic Approaches for Symbolic State Matching -- Evaluation of Proposed Techniques. |
520 ## - SUMMARY, ETC. | |
Summary, etc | In his master thesis, Vladimir Herdt presents a novel approach, called complete symbolic simulation, for a more efficient verification of much larger (non-terminating) SystemC programs. The approach combines symbolic simulation with stateful model checking and allows to verify safety properties in (cyclic) finite state spaces, by exhaustive exploration of all possible inputs and process schedulings. The state explosion problem is alleviated by integrating two complementary reduction techniques. Compared to existing approaches, the complete symbolic simulation works more efficiently, and therefore can provide correctness proofs for larger systems, which is one of the most challenging tasks, due to the ever increasing complexity. Contents Verification of Systems Introduction to Formal Verification of SystemC Models Symbolic Model Checking with Partial Order Reduction Efficient Symbolic State Matching using State Subsumption Heuristic Approaches for Symbolic State Matching Evaluation of Proposed Techniques Target Groups Lecturers and Students of Computer Sciences and Electrical Engineering Hardware Designers and Verification Engineers using SystemC The Author Vladimir Herdt is working as Research Assistant in the Group of Computer Architecture at the University of Bremen, where he is pursuing his PhD degree. . |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
General subdivision | Mathematics. |
856 40 - ELECTRONIC LOCATION AND ACCESS | |
Uniform Resource Identifier | http://dx.doi.org/10.1007/978-3-658-12680-3 |
942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
Koha item type | eBooks |
264 #1 - | |
-- | Wiesbaden : |
-- | Springer Fachmedien Wiesbaden : |
-- | Imprint: Springer Vieweg, |
-- | 2016. |
336 ## - | |
-- | text |
-- | txt |
-- | rdacontent |
337 ## - | |
-- | computer |
-- | c |
-- | rdamedia |
338 ## - | |
-- | online resource |
-- | cr |
-- | rdacarrier |
347 ## - | |
-- | text file |
-- | |
-- | rda |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer science. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer hardware. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Software engineering. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer science |
650 14 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer Science. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer Hardware. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Software Engineering/Programming and Operating Systems. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Mathematics of Computing. |
912 ## - | |
-- | ZDB-2-SCS |
No items available.