Vishwanathan, Bhat Satish
Design And Implementation Of A Timing Recovery Scheme For All Digital Receivers - Surathkal K.R.E.C 1998
378.242 V85D
Design And Implementation Of A Timing Recovery Scheme For All Digital Receivers - Surathkal K.R.E.C 1998
378.242 V85D